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Abstract
A field-effect transistor that employs a perovskite-type SrTiO3 single crystal as the semiconduct-
ing channel is revealed to function as n-type accumulation-mode device with characteristics similar
to that of organic FET’s. The device was fabricated at room temperature by sputter-deposition of
amorphous Al2O3 films as a gate insulator on the SrTiO3 substrate. The field-effect (FE) mobility
is 0.1 cm2/Vs and on-off ratio exceeds 100 at room temperature. The temperature dependence of
the FE mobility down to 2K shows a thermal-activation-type behavior with an activation energy
of 0.6 eV.
PACS numbers: 85.30.Tv, 71.30.+h, 72.80.Ga, 73.40.Qv
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Integrated circuits fully coordinated by functional oxide materials is still an eidolon of
the next-generation electronic device. A transition-metal oxide, SrTiO3, has been providing
us an ideal laboratory for the fundamental investigation to such oxide electronics, being
widely used as one of the most important bulk substrates. It has a simple perovskite-type
structure, and fairly smooth surface can be obtained through a chemical etching1. This
atomically smooth surface plays a substantial role in realizing a perfect epitaxial growth
of two-dimensional heterostructures — a surpassing stage setting for the electronic-device
application of the functional oxides. Overture to such expedition is to fabricate a naive metal-
insulator-semiconductor field-effect transistor (MISFET) and let it function sufficiently. Nev-
ertheless, although there have been a couple of reports on the simple MISFET with a SrTiO3
channel2,3, the on-off ratio for an applied field up to 1.5MV/cm was only about two, which
is far insufficient for a switching device.
In this Letter, we report a new approach to the fabrication of oxide devices. We fabricated
an FET on a non-doped insulating SrTiO3 single crystal, and revealed that it shows an
exemplary FET characteristics unprecedented in any FET’s made of perovskite-type oxide
semiconductors so far4. Three chisels have carved the niche: one is that we have used a
surface of the bulk SrTiO3 single crystal as the channel. Another is that we have fabricated
the FET structure by a so-called “dry process” with a stencil mask in order to prevent the
surface of the SrTiO3 from being degraded by the standard lithographic technique. The third
is that we have selected amorphous Al2O3 films for the gate insulator which can be deposited
on the SrTiO3 surface without significant damages while keeping a large breakdown strength
as well as large capacitance. However, with candid appreciation, our FET device [Fig.1(a)]
is a reverse-engineering of that described in recent publications of Scho¨n et al., though the
yet perplexing published results were declared to be fraudulent. Our work thus plays a role
to give an insight into the feasibility of the claims as well as suggests essential requisites.
We used 10 × 10 × 0.5mm single-crystalline SrTiO3 pieces, which were polished and
etched by a vendor5 according to Ref[1]. Atomic force microscopy images of the surface
exhibited a clear step-and-terrace structure. At first, source and drain electrodes of 20nm
thickness aluminum were evaporated on the (100) surface of the SrTiO3 substrate from a
resistively heated tungsten boat through a Ni stencil mask at a rate of 5 ∼ 10 A˚/s under
a pressure of 10−3 Pa. The aluminum electrodes for SrTiO3 is reported to be prefeable
6.
Actually, our electrodes yield an Ohmic contact on SrTiO3 as clearly seen in the inset of
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Fig.2. It is worth mentioning that we kept a considerable distance (∼ 0.1mm) between the
stencil mask and the substrate during the evaporation in order to prevent the substrate from
being contaminated by the mask. Then, the amorphous Al2O3 films of 50nm thickness were
prepared by a radio-frequency magnetron sputtering with a 99.99% pure ceramic Al2O3
target ( 50mmφ ) in 2Pa flowing Ar gas. The base pressure of the sputtering chamber
was better than 7× 10−5Pa. Sputtering power was 100W and the target-to-substrate (TS)
distance was fixed at 120mm. This TS distance seems to be preposterously large, but is a key
point to realize a gentle deposition to the substrate. Actually, the substrate temperature
was at maximum 40 ◦C during the deposition, even though we do not equip any cooling
systems. At the final stage of the process, a gold wire was attached on the top of the Al2O3
film by conducting gold paint, which performs as the gate electrode, as shown in Fig.1 (b).
Since our SrTiO3 substrate was quite insulating, it is important that the gate electrode,
i.e. the gold paint, must cover the entire channel region. Otherwise, even a narrow channel
region uncovered by the gate electrode might prevent a current flowing between the source
and drain electrodes.
The average breakdown voltage of the deposited Al2O3 film was 20V, which corresponds
to 4MV/cm, and the leakage current at the breakdown was several nA. The capacitance
per unit area Ci was 0.16µF/cm
2. Though we have attempted to optimize the sputtering
condition over a wide range of deposition parameters, a maximum breakdown field has
never exceeded 10MV/cm. The source-drain current-voltage (IDS-VDS) characteristics with
the Al2O3/SrTiO3 FET with a channel length L and a width W of 25µm and 300µm,
respectively, were measured for different gate voltages VGS. The IDS-VGS characteristics were
measured for the temperature elevating from 2 to 400K by 1K or 2K step; the measurement
for each temperature took about 5 minutes. All measurements was carried out using the
Agilent Technologies 4155C semiconductor parametric analyser.
The Al2O3/SrTiO3 device shows a typical n-channel FET behavior as shown in Fig.2.
Application of a positive gate bias greatly enhanced IDS, while IDS did not increase much
for VGS below 2V. ( No device we fabricated shows IDS enhancement by applying a negative
gate bias until the breakdown.) This enhancement of IDS is due to the accumulation of
negative carriers at the interface between the Al2O3 insulator and the SrTiO3 substrate.
A saturation of IDS (pinch-off) was also observed for small values of VDS. This pinch-off
behavior indicates that the channel region is sufficiently depleted in this Al2O3 / SrTiO3
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FET, while the behavior has been hardly observed in other “dirty” FET’s such as that of
amorphous Si. An on-off ratio is one of the most important parameters of FET devices. It
is a ratio of IDS for a given gate bias to that for zero gate bias. The on-off ratio exceeds 100,
which was deduced for VGS of 0V and 4V at VDS of 1V from the transfer characteristics
shown in Fig.3 (a). This value is considerably larger than that of a similar device reported in
literature3, because their device was fabricated at much higher temperatures and therefore
suffered from a large background current even in the off-state. The threshold voltage of
1.5V was also determined from Fig.3(a).
An interesting feature is that the field effect (FE) mobility µFE of our Al2O3/SrTiO3 FET
depends on VGS up to the value as large as we could apply. In conventional FET, µFE can
be well defined as
µlin
FE
=
∂IDS
∂VGS
(
L
CiWVDS
)
(1)
for large VGS, i.e. the whole channel region is filled with the accumulated carriers. For VGS
near the threshold value Vth, µFE can be alternatively defined as
µsat
FE
=
(
∂
√
IDS
∂VGS
)2
2L
CiW
(2)
and the channel is in pinch-off state. As shown in Fig.3 (b), both µlin
FE
and µsat
FE
increase
monotonically with increasing VGS above Vth. This large field dependence of the FE mobility
is considered to be caused by the change of the field-induced carrier density; i.e., the channel
region changes drastically from the insulating state to the more conducting state. Similar
feature was reported for several accumulation-mode FET’s on organics and amorphous-Si7,8.
Since SrTiO3 shows an insulator to metal transition at very low carrier concentration (∼
1018cm−3) and the mobility of metallic SrTiO3 increases with decreasing temperature,
9 the
temperature dependence of µFE of our Al2O3 / SrTiO3 FET for various gate biases is worth
exploring. When VGS is much larger than VDS, µ
lin
FE
must be a good measure of the intrinsic
µFE. Therefore, we used µ
lin
FE
for VGS above 4V and VDS of 1V. The device measured here
has L of 100µm and W of 400µm. As shown in Fig.4, no metallic behavior was observed
for VGS up to 9V. (VGS of 9V corresponds to the field induced carrier density of 10
13 cm−2.)
Indeed, below 270K, µlin
FE
for such gate biases are dominated by the thermal activation,
though from 180K to 2K the signal was smaller than the noise level of 10−7 cm2/Vs. The
activation energy Ea between 270K and 230K was deduced to be 0.6 eV from the equation
4
µFE = µ0 exp(−Ea/kBT ), where kB is the Boltzmann constant. This value of Ea is indepen-
dent of VGS between 4V and 9V and is much larger than the bulk value of 0.14 eV, which
was estimated by a time-of-flight technique10. Above 300K, the µFE seems to be almost
independent of VGS, suggesting the transport mechanism was changed above room temper-
ature. At higher temperatures above 320K, since the gate leakage current increases rapidly
with increasing temperature and becomes comparable to IDS, it is not possible to reliably
estimate the mobility.
The gate-dependent and thermal-activation-type mobility is often seen in the
accumulation-mode FET of organics, cuprates and amorphous-Si7,8,11. This is considered
to reflect the nature of localized levels in the energy gap originated from dangling bonds or
grain boundaries. In our Al2O3/SrTiO3 device, the interface traps due to any surface defects
or absorbed contaminants, which were inevitably introduced during the surface preparation
by the chemical etching, contributed to the behavior of µFE. Indeed, there still needs a
further investigation for the improvement of the device performance, among which the in-
situ surface treatment by e.g. an annealing or a homoepitaxial deposition of a buffer layer
between Al2O3 and SrTiO3 should be considered.
In conclusion, we have demonstrated that an accumulation-mode MISFET devices with
low threshold voltages and high on-off ratio can be realized using the surface of the bulk
SrTiO3 single crystal as a channel and the sputter-deposited amorphous Al2O3 as a gate
insulator. The gentle deposition of the Al2O3 reduced the off-state conductance drastically
and the on-off ratio exceeds 100 by the applied gate electric fields of 0.8MV/cm. The
FE mobility was found to be gate-bias dependent and thermal-activation-type as observed
in other accumulation-mode FET’s on several materials. We expect that more elaborate
interface preparation would improve the device performance. However, the most important
message we cast is that we have demonstrated the feasibility of the dry process with the
sputtering of amorphous Al2O3 directly on the top of any substrates. With this recipe, one
can fabricate other FET devices on any functional materials which are to be epitaxially grown
on the SrTiO3 substrates, and a gate electric field enables to tune the electronic properties
of such materials — the second stage of the exploration for future oxide electronics.
We would like to thank A. Sawa, H. Sato, R. Kumai, T. Ito T. Okuda, T. Shimizu,
T. Yamada and Y. Ishii for their help and valuable discussions.
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FIGURES
Fig 1 : (a) Schematic drawing of a field effect transistor (FET) structure fabricated on a
single crystalline SrTiO3. The field induced carrier is expected to be accumulated at the
interface between the amorphous Al2O3 insulator (∼ 50nm) and the SrTiO3 single crystal.
(b) Photograph of the FET device on SrTiO3. Before the Al2O3 deposition, a hillock of
gold paint was heaped on each of the source (S) and drain (D) electrode. (Al electrodes are
seen as dark squares.) After the Al2O3 deposition, the top of the hillock was scraped off
and attached to the lead wire. The gate electrode (G) on the Al2O3 layer is the gold paint
covering a part of the gap between the source and drain electrodes. The active channel is
formed below the gate electrode underneath the Al2O3 film.
Fig 2 : Drain-source current IDS plotted against the drain-source bias VDS of the
Al2O3/SrTiO3 FET at 300K. A channel length and a width of the FET device were 25µm
and 300µm, respectively. The inset shows the blow-up of the IDS-VDS curve for VGS =0V.
Fig 3 : (a) The gate-source bias VGS dependence of the drain-source current IDS for a fixed
drain-source bias VDS = +1V of the same device used for Fig.2. The on-off ratio between
VGS of 0V and 4V for VDS of 1V exceeds 100. (b) VGS dependence of the field effect mobility
µFE. µ
lin
FE
and µsat
FE
were deduced from Fig.3 (a) by using Eq (1) and Eq (2), respectively. Both
increases monotonically with VGS and no saturation was observed even for large gate bias.
Fig 4 : Field-effect mobility µFE as a function of temperature. µFE was deduced by using
Eq.(1) for the gate-source bias VGS of 4V, 6V, 9V. The device has a channel length of
100µm and a width of 400µm. The solid line corresponds to a thermally activated behavior
with an activation energy Ea of 0.6 eV.
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